Memory FAQs
 
Home
News
Products
Shop
Memory
Corporate
Contact
 

News
Industry News
Publications
CST News
Help/Support
Member Area
Tester Brochure
Demo Library
Software
Tester FAQs

biology medicine news product technology definition

Tuesday, September 07, 2010
Memory Industry News
Email ArticlePrinter Format PreviousNext

IBM showed graphene transistor success


Friday, February 05, 2010

A 100-GHz transistor has been demonstrated by IBM Research. Fabricated on new 2-inch graphene wafers and operating at room temperature, the RF graphene transistors are said to beat the speeds of all but the fastest GaAs transistors, paving the way to commercialization of high-speed, carbon-based electronics.

IBM has patterned graphene transistors with a metal top-gate architecture (top) fabricate on 2-inch wafers (bottom) created by the thermal decomposition of silicon carbide.

"There are all kinds of extraordinary claims being made every day for graphene semiconductors, but this is the first demonstration of a radio frequency graphene transistor that was made under technologically relevant conditions and scale," said IBM Fellow Phaedon Avouris, who oversees carbon-based materials efforts at IBM Research (Yorktown Heights, N.Y.).

The graphene RF transistors were created for the Defense Advanced Research Project Agency under its Carbon Electronics for RF Applications (CERA) program. Almost four times faster than previous demonstrations, the graphene transistors were fabricated at the wafer scale using epitaxially grown graphene processing techniques that are compatible with those used to fabricate silicon transistors.

CERA's aim is to eventually build integrated graphene transistors to replace the discrete GaAs transistors currently used in military communications systems.

The two-inch graphene wafers were created by starting with commercially available silicon carbide (SiC) wafers, then burning off the silicon from the top layer in a process called thermal decomposition. The result was monolayers of graphene on the otherwise insulating substrate.

The graphene transistors were then patterned with a metal top-gate architecture that used high-k dielectric oxide insulated from the graphene layer by a polymer.

The graphene transistor is said to more than double the performance of silicon transistors of the same gate length (100 GHz for graphene compared to 40 GHz for silicon).

There are several relatively easy steps to further widen the gap between graphene and silicon. For instance, graphene suspended over an air gap and supercooled has achieve carrier mobilities of up to 200,000 cm2/Vs compared to silicon's 1400 cm2/Vs.

IBM's demonstration of room-temperature graphene on an insulating substrate only achieved 1500 cm2/Vs.

The gate length of IBM's graphene transistor was 240 nanometers, nearly 10 times larger than the smallest gate lengths achievable with current lithographic techniques (under 35 nanometers). By optimizing its process to increase mobility and shortening the gate length, IBM will next aim to increase the speed of its graphene transistor up to 1 THz, which is the goal for the CERA program.

By: DocMemory
Copyright © 2010 CST, Inc. All Rights Reserved

Email ArticlePrinter Format PreviousNext
Latest Industry News
Nanya report august revenue up by 3%9/7/2010
HTC August revenue drop by 1.7%9/7/2010
UMC revenue up 20%9/7/2010
Semicon Taiwan to attract 60,000 visitors9/7/2010
Nvidia rolls out new mobile GPU9/3/2010
Micron bidding for SMIC China Fab9/3/2010
Toshiba recalls 41,000 Laptop9/3/2010
IBM unveils fastest mainframe processor9/2/2010
Globalfoundries unveils 22/20nm roadmap9/2/2010
Elpida rolls out 4GB SLC NAND Flash Chip9/2/2010

CST Inc. Memory Tester DDR Tester
Copyright © 1994 - 2010 CST, Inc. All Rights Reserved